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Abstract 
A chemical vapor deposition reactor for producing thin silicon films was designed and developed for achieving a new 
electronic device production system, the Minimal Manufacturing, using a half-inch wafer. This system requires a rapid 
process by a small footprint reactor. This was designed and verified by employing the technical issues, such as (i) vertical 
gas flow, (ii) thermal operation using a highly concentrated infrared flux, and (iii) reactor cleaning by chlorine trifluoride 
gas. The combination of (i) and (ii) could achieve a low heating power and a fast cooling designed by the heat balance of 
the small wafer placed at a position outside of the reflector. The cleaning process could be rapid by (iii). The heating step 
could be skipped because chlorine trifluoride gas was reactive at any temperature higher than room temperature. 
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1. Introduction 
The electronic device manufacturing system currently involves the two major trends, such as increasing 
silicon wafer diameter and shrinking design rule (ITRS, 2012). For economic reasons, a high number of the 
same device chips must be produced in this manufacturing system. Its significant future problem is the huge 
investment necessary for developing, preparing and building the equipment and plant. 
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In contrast, following the other expanding technical trend (Thean, A., 2013) that the integrated device chips 
having high and many functions are customized and applied to various fields other than information 
technologies, the number of such electronic devices is rather low and variable. Thus, a flexible manufacturing 
system should be also required. 
In order to effectively produce the various number of electronic devices while achieving a reasonable cost 
through the production line having fixed instruments, a new manufacturing system, the Minimal 
Manufacturing (MM) (Fabsystem,2013), has been proposed. The purpose of the MM is for flexibly producing 
just the right number of electronic device chips, from one to million, on-demand, and on-time. For achieving 
this concept, a small silicon wafer is suitable, allowing the greatest flexibility for this system. Additionally, the 
very fast processes, such as the lithography, thin film formation, annealing and others, using very small-
footprint instruments should be developed. Because chemical vapor deposition (CVD) is the key technology 
for the MM, the CVD process and its reactor should be developed. 
Taking into account the advantage of a small diameter substrate, some technical issues, particularly the 
thermal condition, can be different from that for the large diameter substrate. In the heating furnace using 
infrared lamps, much effort has been devoted to the infrared flux being widely and uniformly spread over the 
wide substrate surface (Habuka et al., 1999). In contrast, the small diameter substrate is easily heated by the 
infrared flux, because the infrared flux having even a small diameter can easily cover the small substrate. 
When the highly concentrated infrared flux can effectively heat the small substrate, the thermal process is 
expected to become very rapid. 
From the viewpoint of accelerating the chemical process, the highly reactive chlorine trifluoride gas 
(Habuka et al., 2004) is expected for the reactor cleaning process, because the chlorine trifluoride gas can 
easily remove the silicon film at various temperatures higher than room temperature. 
In this study, the CVD reactor was designed and developed, taking into account the various technical issues 
necessary for the MM, such as the thermal process using the reflector concentrating infrared flux and the 
reactor cleaning process using the highly reactive chlorine trifluoride gas. 
2. Reactor design and experiment 
2.1. Thermal condition 
The thermal condition of the half-inch wafer in the MM CVD reactor is shown in Figs. 1 and 2, which 
shows the heat transport for the half-inch silicon wafer in the MM CVD reactor. The half-inch silicon wafer is 
heated by radiation heat as the infrared flux from the halogen lamps, QIR. Simultaneously, the heat is emitted 
as radiation heat from the half-inch silicon wafer, QEm. Additionally, the gas flow including the precursor gas 
supplied from the gas nozzle takes the heat from the wafer, QFlow. At the temperatures for the silicon epitaxial 
growth, such as near 1000 oC, the radiation heat is dominant, while the conduction heat is minor (Bird et al., 
1960). 
When the infrared flux is concentrated on the silicon wafer, QIR is expected to effectively reach the 
substrate while minimizing the heat loss caused by multiple reflections at the reflector surface.  
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Fig. 1 Heat transport for half-inch silicon wafer in the MM CVD reactor. QIR, QEm and QFlow are the radiation heat by infrared light flux 
from the halogen lamps, the emission of radiation heat from the half-inch wafer, and the heat flux removed by the gas flow, respectively. 
 
 
 
 
 
 
 
 
 
 
Fig. 2 CVD reactor used in this study. (a) the reactor for the MM using the reflector concentrating the infrared flux to the half-inch silicon 
wafer, (b) the reactor using the ordinary-type reflector in which the silicon wafer is enclosed, and (c) photograph of the MM reactor. 
 
 
The concentrated infrared flux locally heats the wafer while maintaining the gas nozzle at a low 
temperature. This can suppress any unnecessary chemical reactions at the gas nozzle. Based on this heating 
condition, the distance between the silicon wafer and the gas nozzle can be decreased in order to finely adjust 
QFlow. 
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In order to effectively heat the half inch-wafer using the reflector concentrating the infrared flux emitted 
from the halogen lamps, the view factor (Bird et al., 1960) between the half-inch wafer and the concentrated 
infrared flux should be a high value. Thus, the half-inch wafer is placed at a position below the reflector, as 
shown in Fig. 2 (a). In Fig. 2 (a), the half-inch silicon wafer is heated by the infrared flux from the upper 
outside of the transparent quartz tube.  
By employing this geometry, QEm is expected to be high, because the radiation heat fluxes simply go away 
and do not come back to the substrate. Thus, the cooling rate of the wafer is expected to become high. 
Although the QEm value decrease the temperature of the half-inch wafer, the increasing rate of the wafer 
temperature is achieved by the high QIR value.  
Because the cold gas stream from the gas inlet can take the heat of the substrate and the reactor wall to the 
downstream region of the reactor, the reactor wall at the same height of the substrate is not significantly 
heated. Additionally, most of the radiation from the substrate can go through the quartz wall. Thus, the wall 
temperature can be kept low during various processes in order to achieve the cold-wall thermal environment.  
2.2. Cleaning process 
The reactor cleaning is the process to remove the film formed at positions other than the substrate surface, 
such as the wafer holder and the inner wall of the quartz tube. The typical silicon CVD process (Morishita et 
al., 1997) uses hydrogen chloride gas at high concentrations and at the high temperature of 1200 oC. The high 
temperature process requires a long period to increase and decrease the reactor temperature. Additionally, the 
hydrogen chloride gas cannot clean the region in the reactor, where always remains cold. 
In order to effectively and quickly perform the cleaning of the entire CVD reactor, including the hot and 
cold regions, chlorine trifluoride gas is expected to be useful, because the following chemical reaction of 
chlorine trifluoride gas with silicon occurs at any temperatures higher than room temperature (Habuka et al., 
2004). 
 
↑+↑→+ 243 2Cl3SiF4ClF3Si         (1) 
 
thus, the thermal operation relating to the cleaning process can be deleted. 
 
2.3. Reactor 
Fig. 2 (a) shows the reactor which was designed for the MM and used in this study. This reactor consists of 
a half-inch silicon wafer (12.5 mm diameter and 0.25 mm thick), a quartz tube, a wafer holder, a gas inlet, 
three halogen lamps, and a reflector. The inner diameter of the quartz tube is 24 mm. The wafer holder 
diameter is 19 mm which has a wafer pocket having the diameter of 17 mm and the depth of 1 mm. The gas 
inlet is divided into two zones. The inner zone and the outer zone have diameters of 7 mm and 24 mm, 
respectively. A half of the total gas flow rate was introduced to each of the inlets during the CVD process and 
the cleaning process. The distance between the half-inch silicon wafer and the bottom of the inner zone gas 
inlet was 3 cm. The growth rate is finely adjusted using the condition of the inner inlet, because the precursor 
gas (trichlorosilane) is supplied directly to the substrate surface as a high speed steam injected from the inner 
nozzle. The deposition rate was about 2 μm/min near 1000 oC. 
Fig. 2 (c) is a photograph showing that the half-inch silicon wafer is heated by the infrared flux coming 
from the upper direction through the reflector. Fig. 2 (b) shows the CVD reactor which has the reflector, 
within which the half-inch silicon wafer is enclosed, for simulating the ordinary-type reflector. The infrared 
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flux can approach via the various paths involving multiple reflections on the reflector walls. Using this and 
the MM CVD reactor shown in Fig. 2 (a), the influence of the reflector geometry on the half-inch wafer 
cooling rate was evaluated. 
The wafer temperature was measured using an R-type thermocouple attached to the backside of the half-
inch silicon wafer in ambient nitrogen. During the silicon film deposition in ambient hydrogen, the 
thermocouple was placed in the wafer holder, as shown in Fig. 2 (a), in order to avoid the accidental gas-leak. 
The epitaxial layer thickness was evaluated by means of a micrometer and by measuring a weight increase 
of the wafer. 
2.4. Process 
In order to form the thin silicon film, the gas mixture, consisting of the carrier gas and precursor gas, was 
vertically introduced from the top of the reactor normal to the half-inch silicon wafer horizontally placed on 
the wafer holder in the transparent quartz tube. The carrier gas was hydrogen (H2) and the precursor gas was 
trichlorosilane (SiHCl3). The cleaning gas was chlorine trifluoride (ClF3) diluted to 5% by nitrogen gas at 
atmospheric pressure. The total gas flow rate was 0.2 – 1.2 slm at atmospheric pressure. The half-inch silicon 
wafer temperature was heated to 800-1100 oC.  
The silicon CVD process of the MM is shown in Fig. 3. First, the half inch-silicon wafer was placed on the 
wafer holder. After the silicon wafer was heated to the temperature necessary for the silicon film deposition, 
the trichlorosilane gas was introduced for initiating the silicon film formation. Next, the film deposition was 
finished by terminating the trichlorosilane gas supply. The wafer temperature was reduced by decreasing the 
electric power supplied to the halogen lamps. After the silicon wafer was sufficiently cooled and the reactor 
atmosphere was sufficiently replaced with nitrogen, the half-inch silicon wafer was removed from the reactor. 
After this unloading, the chlorine trifluoride gas was introduced into the reactor at atmospheric pressure for 
three minutes without any heating. Based on this process, the silicon film deposited on various places in the 
reactor was removed. The flow rate of nitrogen and chlorine trifluoride gas was 1 slm and 0.05 slm, 
respectively. 
 
 
Fig. 3 Silicon CVD process for the MM. 
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3. Results and discussion 
3.1. Cooling rate 
The capability of the reflector was first evaluated by the cooling rate of the half-inch silicon wafer. For this 
measurement, the R-type thermocouple was attached to the backside of the half-inch silicon wafer. The 
heating and cooling were performed at atmospheric pressure in ambient nitrogen, to avoid any explosion. The 
two reactors shown in Figs. 2 (a) and 2 (b) were used.  
Fig. 4 shows the cooling rate of the MM CVD reactor using the reflector concentrating the infrared flux 
and that of the ordinary enclosed type at the nitrogen flow rate of 1 slm. This figure shows the temperatures of 
the half-inch wafer decreasing below 800 oC. As shown in this figure, the cooling rate of the MM CVD 
reactor was -22 K/s, which was 20% greater than the reactor using the ordinary-type reflector. This result is 
reasonable, because some part of the radiation emitted from the hot substrate can go back to the substrate by 
the ordinary-type reflector; most of them simply go away using the reflector for the MM reactor. 
3.2. Heat balance 
The electric power for heating the silicon wafer in the MM CVD reactor was evaluated by adjusting the 
gas flow rate and the trichlorosilane gas concentration supplied from the gas inlet. The temperature of the 
half-inch wafer was obtained based on the relationship between the temperatures on the backside of the half-
inch wafer and the temperature below the wafer holder measured by thermocouple as shown in Fig. 2 (a). 
Additionally, using the silicon film growth rate saturation at temperatures lower than 1000 oC and at the high 
trichlorosilane gas concentrations (Habuka et al, 1996), the half-inch wafer temperature could be obtained. 
The silicon epitaxial growth from trichlorosilane gas obeys the Eley-Rideal-type surface reaction. When the 
silicon surface saturation, that is, the perfect occupation by the intermediate species, SiCl2, is achieved at the 
temperatures lower than 1000 oC by means of supplying very large amount of trichlorosilane gas, the growth 
rate is saturated and does not depend on the trichlorosilane concentration in the gas phase. It depends only on 
the substrate temperature, as reported in our previous study. (Habuka et al., 1996) This is the easy method for 
evaluating the substrate temperature. The deposition rate was about 2 μm/min near 1000 oC in this study. 
The half-inch wafer temperature is considered to be influenced by various conditions, such as the lamp 
voltage, V (V), the total gas flow rate, FTotalGas (sccm) and the trichlorosilane gas concentration, CTCS (%). 
Using a least squares approximation, the temperature of the half-inch wafer, TWafer (oC) was obtained, 
assuming that the influence of each parameter was linear. 
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Fig. 4 Cooling rate of half-inch silicon wafer in the MM CVD reactor, and the reactor using the ordinary type reflector at the nitrogen gas 
flow rate of 1 slm at atmospheric pressure. 
 
 
( ) ( ) ( ) ( )C310(%)3.4sccm13.0V90C oTCSTotalGasowafer +−−= CFVT      (2) 
 
The TWafer value increased by increasing the V value, and decreased by increasing the FTotalGas value and 
CTCS value. Particularly, the increase in FTotalGas of 10 sccm and that of CTCS of 0.25 % induces a 1 oC decrease 
in TWafer. This is recognized to be a significant influence. 
Following Eq. (1), the half-inch wafer temperature was estimated as a function of the lamp voltage and the 
total gas flow rate at the fixed trichlorosilane concentration of 3.5 %, as shown in Fig. 5. Eq. (1) shows that 
the lamp voltage can become 10 - 20 V lower by decreasing the total gas flow rate.  
3.3. Reactor cleaning 
After producing about a 10-μm thick silicon film on the half-inch silicon wafer, a silicon film often 
remained on and around the wafer holder and on the inner wall of the quartz tube, as shown in Fig. 6 (a). This 
figure shows that a polysilicon film was formed on the wafer holder and on the inner wall of the quartz tube 
during the film deposition. The thick silicon film was formed at a height near that of the half-inch silicon 
wafer, because the reactor inner wall is heated by the hot gas flow and the thermal conduction from the hot 
substrate.  
Because this formed film might emit small particles and cause surface defects, such as hillocks, it must be 
removed before the next film deposition. For this purpose, chlorine trifluoride gas (Habuka et al, 2004) was 
introduced into the reactor at room temperature at the flow rate of 0.05 slm in the nitrogen gas of 1 slm. Fig. 6 
(b) shows a photograph immediately before introducing the chlorine trifluoride gas. Fig. 6 (c) shows that the 
polysilicon film on the right half of the reactor wall was removed after one minute from the initiation of the 
reactor cleaning. The right half of the wafer holder could be clearly observed in this photograph. Although the 
amount of the polysilicon film on the left half of the reactor wall was observed to decrease, a thick film still 
remained. 
After 2 minutes, only a small amount of the polysilicon film remained on the left position of the reactor 
wall, as shown in Fig. 6 (d). By continuing for an additional one minute, the polysilicon film was observed to 
be perfectly removed, as shown in Fig. 6 (e) which is a clear image of the entire body of the wafer holder. 
Thus, the polysilicon film formed on the inner wall of the quartz tube could be perfectly removed within three 
minutes at room temperature.  
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Fig. 5 Half-inch wafer temperature change with the increasing lamp voltage and the total gas flow rate. 
 
 
Fig. 6 Reactor cleaning process performed using 5% chlorine trifluoride gas for three minutes at room temperature. (a) bottom of the 
reflector and quartz tube containing the wafer holder after the film deposition, (b), (c), (d) and (e): the decreasing poly Si film at 0, 1, 2, 
and 3 minutes, respectively. 
 
4. Conclusions 
A chemical vapor deposition reactor for producing a silicon film on a half-inch silicon wafer was designed 
and developed for achieving a new electronic device production system, the Minimal Manufacturing, the 
concept of which is to produce the required amount and on-demand and on-time from one chip to a million 
chip using a half-inch wafer. Technical issues, such as (i) vertical gas flow, (ii) rapid thermal operation using 
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a highly concentrated infrared flux, and (iii) quick reactor cleaning by chlorine trifluoride gas, were employed 
and verified by experiment. The combination of the vertical gas flow and the heating by the highly-
concentrated infrared flux could reduce the heating power. Simultaneously, this system could achieve fast 
cooling because the heat emission from the wafer in all directions is possible. The cleaning process did not 
require a thermal operation, because it could be completed at any temperature higher than room temperature. 
The rapid process necessary for a flexible manufacturing system was achieved by the technologies developed 
for a small-sized substrate. 
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